

## IN THE UNITED STATES PATENT AND TRADEMARK OFFICE PATENT APPLICATION

In re Application of:

Mitros et al.

Atty. Docket: TI-32931

Serial No.:

10/020,034

Art Unit: 2814

Filed:

12/07/1001

Examiner: L. Pham

For:

METHODS FOR FABRICATING LOW CHC DEGRADATION MOSFET

TRANSISTORS

M.S. Issue Fee Commissioner for Patents P. O. Box 1450 Alexandria, VA 22313-1450

## **CERTIFICATE OF MAILING 37 CFR §1.8(a)**

I hereby certify that this correspondence is being deposited with the United States Postal Service as First Class Mail in an envelope addressed to: Commissioner for Patents, Alexandria, VA 22313-1450 on the date indicated below

Jackie McBride

## LETTER TO THE OFFICIAL DRAFTSPERSON

Sir:

Please find enclosed eleven (11) sheets of replacement formal drawings as required by the Examiner in the Notice of Allowability mailed 06/03/2004 in the patent application referenced above.

Respectfully submitted,

Texas Instruments Incorporated P. O. Box 655474, M/S 3999

Dallas, Texas 75265

(972) 917-4371

Wade James Brady III
Attorney for Applicant(s)

Reg. No. 32,080